


# Major hardware trends affecting Exascale developments and their potential impact on software

Simon McIntosh-Smith [simonm@cs.bris.ac.uk](mailto:simonm@cs.bris.ac.uk)  
Head of Microelectronics Research  
University of Bristol, UK




# A brief biography



Graduated as Valedictorian in **Computer Science** from Cardiff University



**1994** Joined **Inmos** to work for David May as a **microprocessor architect**



**1999** Moved to **Pixelfusion** – a high-tech start-up designing the first many-core general purpose graphics processor (GPGPU)



**2002** Co-founded **ClearSpeed** as Director of Architecture and Applications



**2009** Head of Microelectronics Research at the **University of Bristol**, focusing on HPC and computer architecture. FP7 EESI member, PRACE prototype panelist, Archer UK national supercomputer project group



# Microelectronics Research in Bristol



Simon McIntosh-Smith  
Head of Group



Prof David May



Prof Dhiraj Pradhan



Dr Jose  
Nunez-Yanez



Dr Kerstin Eder



Dr Simon Hollis



Dr Dinesh  
Pamunuwa

7 tenured staff, 6 research assistants, 16 PhD students

## Energy Aware COmputing (EACO):

- **Multi-core and many-core computer architectures** (FP7 EESI)
  - ClearSpeed, XMOS, Inmos, Pixelfusion, ...
- **Algorithms for *heterogeneous architectures***
  - CPUs+GPUs, OpenCL
- **Electronic and Optical Network on Chip (NoC)**
- **Fault tolerant design** (hardware and software)
  - Near threshold computing for embedded medical devices (FP7 DeSyRe)
- Reconfigurable architectures (FPGA)
- Design verification (formal and simulation-based), formal specification and analysis
- Silicon process variation
- Design methodologies, modelling & simulation of MNT based structures and systems






# Context




# Moore's Law today

2009 ITRS - Functions/chip and Chip Size




# Moore's Law today

2009 ITRS - Functions/chip and Chip Size



# 🔥 Important technology trends



The real Moore's Law

The clock speed plateau

The power ceiling

Instruction level  
parallelism limit

“The point is,” Colwell added, “the single best exponential technology curve mankind has ever seen is what we just lived through the last 40 or 50 years and it's going to end real soon.”

“There's a lot of government money chasing new switches,” to replace CMOS-engineered silicon, Colwell said. But none of the alternatives looks promising so far and there's likely to be a “fallow period” while computing power simply rests at its outside limit.

But, “in a perverse sort of way, it may mean there's a new flowering of computer architectures,” Colwell said, as electronics companies come out with specialized architectures for different fields and tasks.

[http://techinsider.nextgov.com/2012/02/darpa\\_official\\_computing\\_speed\\_may\\_hit\\_a\\_temporary\\_limit.php](http://techinsider.nextgov.com/2012/02/darpa_official_computing_speed_may_hit_a_temporary_limit.php)

“When I make that statement, a lot of people say 'yeah, yeah, a lot of people have always predicted Moore's Law will always end and it never has yet so let's move on to something else,'" Colwell said. "And that's true. People have said that forever and they have not been right yet. Unfortunately, physics being what it is, someone will eventually have to be right.”

BY ALIYA STERNSTEIN 03/30/12 03:25 pm ET

**HEALTH IT UPDATE**  
**Sustainable Health Data Exchange**  
BY JOHN PULLEY 04/03/12 01:18 pm ET

**BLOGS HOMEPAGE**

NEWS

✉ EMAIL

🖨️ PRINT

➕ SHAR

COMME

From AB  
during m  
Pentagon

in respon  
DIFFEREN  
FORCE GE  
MORTALS

From Jac  
the abov  
Athos. M  
in respon  
PEOPLE H  
FACEBOO

From Jar  
"Exceller  
keep remind  
the ..."

in response to MEMORIAL  
DEATH MARCH CHALLENGE  
FOR DISA

twide

ontract

Force

For the

pm ET

SA's

tion



# Major hardware trends



# The five major hardware trends that will affect exascale software

1. Changes to memory hierarchies
2. The impact of fault tolerance
3. Focus on energy efficiency
4. Heterogeneity
5. Scale



# Changes to memory hierarchies




# Changes to memory hierarchies

## Causes:


- 3D chip stacking
- Photonic interconnects
- Continued deepening of memory hierarchies




# 🔥 3D stacked memories



3D-stacked  
DRAM cache



Logic die




Node

- 16 A9 ARM cores
- 4MB shared L2 cache
- 4x4 mesh interconnect
- 4 memory controllers with Wide I/O interface
- 4GB on-chip DRAM



# 🔥 3D stacked memories


- Vertically stack many-core processors with DRAM → *greater bandwidth* and *greater energy efficiency*




# Photonic networks

- Roadmaps to achieve ExaFLOPs ( $10^{18}$ ) by 2018 are relying on some major hardware breakthroughs to improve energy efficiency
- Prof Jeremy O'Brien, Centre for Quantum Photonics, University of Bristol, also Prof Keren Bergman's work at Columbia
- ***Moving data*** becoming an increasingly dominant fraction of energy dissipation in microelectronics
  - “Compute free, bandwidth expensive”

# 🔥 Photonic NoC integration



# Optically interconnected supercomputing board



Supercomputing board with CMPs 3DI stack and DRAM

10 teraflops per chip  
64 CMPs per chip


3DI stack with CMPs, memory, and photonic NoC

Bisectional data rate on-chip: 10 TB/s  
Bisectional data rate off-chip: 10 TB/s


Potential disruption!

# 🌿 Optical computing in Bristol


Coupled waveguides




Splitter



Ring resonator



Spiral delay line




<http://www.phy.bris.ac.uk/groups/cqp/index.html>




# 🔥 Silicon photonic components


2x2 splitter




Wavelength filtering




16 mode coupler




1x4 dynamic router




1x4 splitter



Si waveguide




# 🔥 4 Port Optical Router



- Switch and route light to different parts of the optical network
- Phase controllers set where the light goes

<http://www.phy.bris.ac.uk/groups/cqp/index.html>

# 🌿 Implications





# The impact of fault tolerance




# 🔥 The impact of fault tolerance


## Causes:

- Shrinking feature sizes
- Near-threshold operating voltages


90nm  
2003




65nm  
2005



45nm  
2007




32nm  
2009




Hi-K metal-gate

22nm  
2011




3-D Tri-gate

14nm  
2013



10nm  
2015






# Implications

- I believe high-end systems vendors ***will*** be able to provide reliable Exascale hardware, ***at a price***
  - Significant energy and silicon cost
- Fault tolerant software (applications, middleware, OS, ...) will open up other possibilities
- Great need for tools and techniques to make software developers “fault aware”

# Energy Efficiency Changes



# Focus on energy efficiency

Hardware energy efficiency improvements alone won't be enough.

Significant energy efficiency improvements could come from software optimisations:

- Tradeoff data movement vs. computation
- Mixed precision
- Asynchronous/event driven vs. polling
- And many, many more...


EESI-2 FP7 project to include EEHPC focus

# 🔥 Electronics Weekly 15-21 June 2011

news

LOW POWER

## Lack of software support marks the low power scorecard at DAC



sion Ambrose Low, director of design engineering at Broadcom said: "We have hundreds of knobs in the hardware to turn power down.

"The question is whether we can take the actual use-cases into consideration and optimise the software to

**Make the software better at controlling the power states and that difference could be three to five times.**

designers to see how much power they can save," he added.

Chris Edwards writes the Low-Power Design Blog (enabled by Mentor Graphics) on ElectronicsWeekly.com

[www.electronicsworld.com/ew-blogs/](http://www.electronicsworld.com/ew-blogs/)

[...] if the software keeps cores active for no good reason [the hardware] won't deliver a realised saving.

With limited software support, dedicated low-power circuitry could save maybe 20%

Broadcom has put some of the features it has put into its recently announced high-k, metal gate (FinFET) process.

FinFETs should bring power down by 20% or more, says Low. But that's only if the software is available, says Low. "If you don't have the software, you're not getting the power savings," says Low. "If you have the software, you can save 20% or more."

Low says that the limited software support is the biggest problem. "If you have the hardware, you can save 20% or more," says Low. "If you have the software, you can save 20% or more."

Intel waits for better low-power software control


power circuitry could save maybe 20% in a typical multimedia-oriented core.

Make the software controlling it

better at controlling the power states and that difference could be three to five times.

During an afternoon panel discus-


# 🔥 Optimising use of multiple cores



- Assign less demanding tasks to low frequency cores
- Move tasks that interfere with other optimisation efforts onto a different core
- Example: ARM's big.LITTLE SoC design strategy
- We have to deal with the timing & communication implications of doing this.



# 🌿 Embedded processors: the next disruption?





# Heterogeneity Changes



# Heterogeneity



## Causes:

- Multiple types of core
- Interconnect
- Memory type, capacity, ...
- Software (OS, middleware, tools, ...)

# Heterogeneous Systems




## AMD Llano Fusion APUs



FP7 Mont Blanc ARM + GPU

**Tegra 3** The World's First Mobile Quad Core, with 5th Companion Core for Low Power

CPU	Quad Core, with 5th Companion Core — Up to 1.4GHz Single Core, 1.3GHz Quad Core
GPU	Up to 3x Higher GPU Performance — 12 Core GeForce GPU
VIDEO	Blu-Ray Quality Video — 1080p High Profile @ 40Mbps
POWER	Lower Power than Tegra 2 — Variable Symmetric Multiprocessing (vSMP)
MEMORY	Up to 3x Higher Memory Bandwidth — DDR3L-1500, LPDDR2-1066
IMAGING	Up to 2x Faster ISP (Image Signal Processor)
AUDIO	HD Audio, 7.1 channel surround
STORAGE	2-6x Faster — MMC 4.41, SD3.0, SATA-II



NVIDIA Tegra, Project Denver

# Implications

- New programming languages, models, ...
- Dynamically adaptive software
  - Discover resources at run-time
- Auto-tuning
- Application frameworks







# Scale Changes




From hundreds to tens of thousands of cores on-chip




AMD Interlagos  
16 cores



Intel Sandy Bridge E5-2600  
8 cores



NVIDIA Kepler GTX680  
1,536 cores



AMD GCN Radeon 7970  
2,048 cores

# Implications

- **Massively** parallel algorithms
  - Billion way parallelism
- Greater reliance on weak scaling?
  - Ruthlessly combat Amdahl's Law with Gustafson's Law
- Islands of performant cache coherence
  - More extreme NUMA

# Conclusions

- Five major hardware trends will affect exascale software design:
  1. Changes to memory hierarchies
  2. The impact of fault tolerance
  3. Focus on energy efficiency
  4. Heterogeneity
  5. Scale
- Much of this is already predictable, but not all!
- Lots of work left to do!