

European energy efficient supercomputer project

Simon McIntosh-Smith University of Bristol

(Based on slides from Alex Ramirez, BSC)



Disclaimer: Speaking for myself ... All references to unavailable products are speculative, taken from web sources. There is no commitment from ARM, Samsung, TI, Nvidia, Bull, or others, implied.

This project and the research leading to these results has received funding from the European Community's Seventh Framework Programme [FP7/2007-2013] under grant agreement n° 288777.

Mont-Blanc 1 project goals

- To develop a <u>European</u> Exascale approach
- Based on embedded power-efficient technology



- Objectives
 - Develop a first prototype system, using available technology
 - Design a Next Generation system, to overcome the limitations
 - Develop a set of Exascale applications targeting the new system

Role of Bristol-based multicore expertise

- One Bristol-based partner in Mont Blanc 1 Gnodal
 - Fast, energy efficient Ethernet interconnect
- My group at the University of Bristol has been a user of the first Mont Blanc prototype machine
 - Code development, scaling tests etc



qnodal

- My group was subsequently invited to join the project team for the Mont Blanc 2 proposal
 - Currently in progress, outcome to be announced soon
- Roger Shepherd's team at ST Bristol also a new partner for the Mont Blanc 2 proposal
 - So now 3 of the 12 MB2 partners based in Bristol!



In the beginning ... there were supercomputers

- Built to order
 - Very few of them
- Special purpose hardware
 - Very expensive
- Control Data, Convex, ...
- Cray-1
 - 1975, 160 MFLOPS
 - 80 units, 5-8 M\$
- Cray X-MP
 - 1982, 800 MFLOPS
- Cray-2
 - 1985, 1.9 GFLOPS
- Cray Y-MP
 - 1988, 2.6 GFLOPS
- Fortran+vectorizing compilers







The Killer Microprocessors



- Microprocessors killed the Vector supercomputers
 - They were not faster ...
 - ... but they were significantly cheaper (and greener)
- Initially needed ~10 microprocessors to achieve equivalent performance to 1 Vector CPU
 - SIMD vs. MIMD programming paradigms



Then, commodity displaced special purpose

Top500 systems by Processor Family



November 2000, x86 account for 1.2% of systems.

By November 2008 this had grown to 85.8%.

- ASCI Red, Sandia, #1 in Top500
 - 1997, 1 TFLOPS (Linpack),
 - 9,298 cores @ 200 MHz
 - Intel Pentium Pro 32-bit CPUs



The next step in the commodity chain



Gartner: <u>http://www.gartner.com/newsroom/id/1980115</u>, <u>http://www.gartner.com/newsroom/id/2335616</u>



ARM Processor improvements in DP FLOPS



- IBM BG/Q and Intel AVX implement DP in 256-bit SIMD
 - 8 DP ops / cycle
- ARM quickly moved from optional floating-point to state-of-the-art
 - ARMv8 ISA introduces DP in the NEON instruction set (128-bit SIMD)



Integrated ARM GPU performance



 GPU compute performance has increased very rapidly as it catches up to the available silicon resource



* Data from web sources, not an ARM commitment

Are the "Killer Mobiles™" coming?



- Where is the sweet spot? Maybe in the low-end ...
 - Today ~ 1:8 ratio in performance, 1:100 ratio in cost
 - Tomorrow ~ 1:2 ratio in performance, still 1:100 in cost ?
- The same reason why microprocessors killed supercomputers
 - Not so much performance ... but much lower cost, and power
- Of course multiple vendors will ship these products ...
 - ARM, Intel, AMD, Imagination, ...



Mont-Blanc ARM-based prototype roadmap



MONT-BL

- Prototypes are critical to accelerate software development
 - System software stack + applications

Samsung Exynos 5 Dual

- Dual-core ARM Cortex-A15 @ (up to 1.7 GHz)
 - VFP for 64-bit F.P.
 - 6.8 GFLOPS (1 FMA / cycle)
 - NEON for 32-bit F.P. SIMD
- Quad-core ARM Mali T604
 - GPU computing:
 - OpenCL 1.1
 - 68 GFLOPS (32-bit)
- Shared memory between CPU and GPU













MONT-BL

High density packaging architecture

- Standard Bull blade enclosure
- Multiple compute nodes per blade
 - Additional level of interconnect, on-blade network





The hype curve



• We'll see how deep it gets on the way down ...



Conclusions

- Mont-Blanc architecture is shaping up
 - ARM multicore + integrated OpenCL accelerator
 - Ethernet NIC
 - High density packaging
- OmpSs programming model port to OpenCL
- Range of HPC Applications being ported
- Bristol multicore expertise now being harnessed for MB2



