Heterogeneous Many-core Computing Trends: Past, Present and Future



Simon McIntosh-Smith University of Bristol, UK





KAgenda

- Important technology trends
- Heterogeneous Computing
- The Seven Dwarfs
- Important implications
- Conclusions



Ke The real Moore's Law

Moore's Law graph, 1965



45 years ago, Gordon Moore observed that the number of transistors on a single chip was doubling rapidly

Fig. 2 Number of components per Integrated function for minimum cost per component extrapolated vs time.



Important technology trends





Herb Sutter, "The free lunch is over", Dr. Dobb's Journal, 30(3), March 2005. On-line version, August 2009. http://www.gotw.ca/publications/concurrency-ddj.htm

Ke Moore's Law today

2009 ITRS - Functions/chip and Chip Size





Kelling Moore's Law today





Ke Moore's Law today





Ke Moore's Law today





Kelling Moore's Law today





What to do with billions of transistors?

- Lots more cores on-chip
 - Core designs will stay roughly the same
- But power consumption must be held in check
 - Chip voltages can't be dialled down any more
 - Clock speeds may decrease!
 - > Memory bandwidth per core may *decrease!*
 - > Memory per core may *decrease*!
- Different types of cores
 - Heterogeneous computing!
 - E.g. a few heavyweight (x86) cores together with many more lightweight (GPU) cores



Ketterogeneous computing is not new

- Most systems are *already* heterogeneous
 - PCs have CPU, GPU, network processor, I/O processor, …
 - Has been a common approach in embedded systems since the early '90s



- But now heterogeneous systems are starting to include several different types of *general-purpose, programmable* processors
 - Users have to programme more than one type of processor to get the most out of a system



GPUs driven by advances in graphics APIs







David Kirk and Wen-mei W. Hwu, 2007

K Graphics API timeline

In 1999 DirectX 7 added simple programmable pixel shading

In 2003 DirectX 9 made this much more flexible

- Could write a general program
- Executed for every pixel
- Nearly unlimited number of interpolated inputs, texture lookups and math operations
- Enabled sophisticated calculations at every pixel
- Critically added ability to *branch* and *execute floating point operations*





KGPGPU computing

GPGPU (General-Purpose computation on Graphics Processing Units)

- Term first coined by Mark Harris in 2002
- <u>http://gpgpu.org/</u>
 GPGPU
- The first GPGPU applications were still graphicsoriented (ray tracing, video, ...)
- Also found early use in Seismic Processing
 - FFT intensive, a something GPUs are good at
- Early work also covered BLAS, PDEs, RNGs



From GPGPU to ...

Truly general purpose parallel processors

- Fully-fledged parallel languages such as Nvidia's Cuda started to appear in 2006
- GPUs started to add 64-bit floating point
- Remaining graphics-oriented limitations rapidly disappearing
- True High Performance Computing features about to appear in some GPUs, e.g. Nvidia's *Fermi*



Comparing Fermi and Nehalem



- 512 simple cores
- ~3 billion transistors
- ~1.5GHz
- ~1,500 GFLOPS S.P.
- ~750 GFLOPS D.P.
- ~190 GBytes/s
- IEEE 754-2008 support
- ECC on all memories



- 4 complex cores
- 731 million transistors
- ~3GHz
- 96 GFLOPS S.P.
- 48 GFLOPS D.P.
- ~30 GBytes/s
- IEEE 754-1985 support
 - ECC on all memories



Future GPU architectures

- Tens of thousands of cores per chip
- Highly integrated (mainstream)
- Shared memory models
- Easier to use programming models



Ke The future is now...

AMD's first "Fusion" chip, disclosed at ISSCC in San Francisco earlier this month

- 'Llano' Accelerated Processing Unit (APU)
- 32nm
- Integrates a quad core x86 CPU with a DirectX
 11 capable GPU in the same chip





Kernerging standards

• OpenCL, DirectCompute, ...





₭ Heterogeneous systems in the Top500

- Tokyo Tech's TSUBAME was first in 2006
 - Started with ClearSpeed, now using GPUs
- Now several systems in existence, more on their way:
 - #2 is RoadRunner, the first PetaFLOP system
 - #5 is the Tianhe-1 System in China which delivers 563 TFLOPS from Intel x86 + AMD GPUs



http://www.top500.org



K The Seven Dwarfs

The Landscape of Parallel Computing Research: A View from Berkeley



Krste Asanovic Ras Bodik Bryan Christopher Catanzaro Joseph James Gebis Parry Husbands Kurt Keutzer David A. Patterson William Lester Plishker John Shalf Samuel Webb Williams Katherine A. Yelick

Electrical Engineering and Computer Sciences University of California at Berkeley

Technical Report No. UCB/EECS-2006-183 http://www.eecs.berkeley.edu/Pubs/TechRpts/2006/EECS-2006-183.html

December 18, 2006

 First described by Phil Colella at LBNL in 2004

 Expanded to 13 dwarfs by a group of researchers at Berkeley in 2006



What are the Seven Dwarfs?

Describe key algorithmic kernels in many scientific applications

Dense linear algebra – BLAS, ScaLAPACK
 Sparse linear algebra – SpMV, SuperLU
 Spectral methods – FFT
 N-body methods – Fast Multipole
 Structured grids – Lattice Boltzmann
 Unstructured grids – ABAQUS, Fluent
 Monte Carlo



Keven Heterogeneous Dwarfs

- 1. Dense linear *excellent progress*
 - MAGMA see later talk
 - FLAME earlier talk at SIAM PP10
 - Vendor libraries CUBlas, ACML, NAG, ...
- 2. Sparse linear algebra
 - Iterative solvers good progress
 - Nathan Bell and Michael Garland (NVIDIA Research) have general-purpose iterative solvers using efficient sparse matrix-vector multiplication
 - Andreas Klöckner (Brown University) has "Iterative CUDA" package based on same SpMV products
 - Manfred Liebmann & colleagues (University of Graz) have implemented algebraic multigrid



"Looking after the 7 dwarfs: numerical libraries / frameworks for GPUs", Mike Giles, http://www.industrialmath.net/CUDA09_talks/giles.pdf

Keven Heterogeneous Dwarfs

- 3. Spectral methods *good progress*
 - FFT libraries from vendors
 - "Auto-Tuning 3-D FFT Library for CUDA GPUs" Akira Nukada, Satoshi Matsuoka, Tokyo Institute of Technology, SC09
 - Very fast, 160 GFLOPS for 256³ 32-bit 3D FFT
- 4. N-body methods *excellent progress*
 - NAMD/VMD UIUC
 - OpenMM, Folding@Home Stanford
 - Fast multipole methods "42 TFlops Hierarchical Nbody Simulations on GPUs with Applications in both Astrophysics and Turbulence", Hamada et al, SC09



KSeven Heterogeneous Dwarfs

- 5. Structured grids *excellent progress*
 - "Turbostream" turbulent fluid flow application framework, Pullan and Brandvik, Cambridge
 - 20X speedup
 - Datta et al SC08
 - Jonathan Cohen at NVIDIA Research developing a library called OpenCurrent





Seven Heterogeneous Dwarfs

- 6. Unstructured grids *good progress*
 - Several projects underway in the CFD community
 - Rainald Löhner (GMU Washington DC)
 - Jamil Appa (BAE Systems)
 - Graham Markell / Paul Kelly (Imperial)
 - Mike Giles (Oxford) working with Markell, Kelly and others on a general-purpose, opensource framework called OP2
 - Others underway



"Looking after the 7 dwarfs: numerical libraries / frameworks for GPUs", Mike Giles, http://www.industrialmath.net/CUDA09_talks/giles.pdf

Seven Heterogeneous Dwarfs

- 7. Monte Carlo excellent progress
 - Massively parallel, an excellent fit
 - Vendors providing examples
 - Mike Giles (Oxford) working with NAG to develop a GPU library of RNG routines
 - E.g. mrg32k3a and Sobol generators
 - <u>http://www.nag.co.uk/numeric/GPUs/</u>
 - Lots of work in this space



Summing up GPU experiences

- There's been a lot of hype
- Speed-ups greater than 10X should be viewed with suspicion
 - The hardware is "only" ~10X faster after all...
- But real progress now being made on the Seven Dwarfs
- Higher level application templates, libraries and auto-tuners will be essential!



Important takeaways

- Heterogeneous computing is here to stay
- Even single chips will contain tens of thousands of cores
- It is *crucial* that anyone developing software is aware of this!



 Design your software to scale on future systems, not limited to the parallelism of the past (Petascale servers only 13 years away...)

