

# How energy efficiency is driving the future of computing

Simon McIntosh-Smith

University of Bristol, UK

[simonm@cs.bris.ac.uk](mailto:simonm@cs.bris.ac.uk)



# 🌟 The real Moore's Law

Moore's Law graph, 1965





Fig. 2 Number of components per integrated function for minimum cost per component extrapolated vs time.

45 years ago, Gordon Moore observed that the number of transistors on a single chip was doubling rapidly


# Moore's Law today

2009 ITRS - Functions/chip and Chip Size




# Moore's Law today

2009 ITRS - Functions/chip and Chip Size



# 🌟 Important technology trends



The real Moore's Law

The clock speed plateau

The power ceiling

Instruction level parallelism limit

# Power-limited regimes


- Processor power consumption now has an upper bound which may even reduce over time
- Power consumption  $\propto$ 
  - Clock frequency
  - Number of transistors (chip area)
    - Number of cores
  - Voltage<sup>2</sup>
- When power has an upper bound, “performance per watt = performance”

# 🔥 What to do with billions of transistors?

- Lots more cores on-chip
  - Core designs will stay roughly the same or get simpler
- Power consumption **has to be held in check**
  - Chip voltages ***can't be dialled down any more*** (0.7V)
    - Clock speeds will tend to ***decrease***
    - Memory bandwidth per core will tend to ***decrease***
    - Memory per core will tend to ***decrease***
    - The **DARK SILICON** challenge
- Different types of cores
  - ***Heterogeneous computing***
  - E.g. a few heavyweight (x86) cores together with lots of lightweight (GPU) cores
  - Likely to go the same way as vector units, i.e. mainstream

# 🌟 Future processor architectures

- Hundreds or thousands of cores per chip
- Lower clock speeds
- Highly integrated (mainstream)




Pixelfusion F150  
1,536 simple PEs  
200MHz  
Circa 2000




# 🌟 The future is now...

AMD's first "Fusion" chip, disclosed at ISSCC in San Francisco, Feb 2010

- 'Llano' Accelerated Processing Unit (APU)
- Integrates a quad core x86 CPU with an OpenCL programmable GPU in the same chip
- Also Intel, Nvidia, IBM...




# 🌟 Relative hardware trends




# 🔥 3D stacked memories

- Vertically stack many-core processors with DRAM → *greater bandwidth* and *greater energy efficiency*



# 🌟 3D stacked memories


- Vertically stack many-core processors with DRAM → *greater bandwidth* and *greater energy efficiency*




# Photonic networks

- Roadmaps to achieve ExaFLOPs ( $10^{18}$ ) by 2018 are relying on some major hardware breakthroughs to improve energy efficiency
- Prof Keren Bergmen's work at Columbia sponsored by US DoE, Intel, IBM
- ***Moving data*** becoming an increasingly dominant fraction of energy dissipation in microelectronics
  - “Compute free, bandwidth expensive”

# 🌟 Photonic NoC integration



# Optically interconnected supercomputing board



Supercomputing board with CMPs  
3DI stack and DRAM


10 teraflops per chip  
64 CMPs per chip

3DI stack with CMPs,  
memory, and photonic  
NoC

Bisectional data rate on-chip: 10 TB/s  
Bisectional data rate off-chip: 10 TB/s


Potential disruption!

# 🔥 Silicon photonic integration





# 🌟 First complete photonic link




Integrated optical interconnect with silicon electro-optical modulator, silicon waveguide, and germanium-on-silicon photodetector

L. Chen, Optics Express, August 2009

# 🔥 Does anyone else care about energy efficiency?



Cray X-MP, mid 1980's




Apple iPhone, 2007

# 🔥 Mobile augmented reality



Layar.com



Nvidia Tegra 2


# Power efficiency in software

- It's not just hardware that can affect energy efficiency:
  - Moving data uses more energy than processing it
  - Bloated software uses more energy while sitting in dynamic memories (DRAMs)
  - It may be possible to improve performance per watt by 10-20% purely through changes to software optimisation

# Bristol drug docking example


Therapy for Emphysema

Peptide libraries (based on a Trypsin inhibitor)



Flexible amino acid side-chains in both protein (receptor) and ligand (peptide)

# 🔥 GPUs show energy efficiency




Dual core x86 CPU




AMD GPU

Nvidia C2050 GPU

# 🔥 Optimising carbon emissions



# 🔥 Optimising carbon emissions





The Green500 List :: Environmentally Responsible Supercomputing

http://www.green500.org/

Google

iGoogle home My CS homepage bit.ly sidebar MRSC 2011 CS Forum Wikipedia GNU make Using C/C++...n together Intel® Xeon... Documents Apple Yahoo! Google Maps YouTube



STATISTICS SEARCH  
June 2010 GROUPING DISPLAY

## Ranking the World's Most ENERGY-EFFICIENT SUPERCOMPUTERS

HOME ABOUT GREEN LISTS NEWS RESOURCES FAQ CONTACT

### Environmentally Responsible Supercomputing

The Green500 provides rankings of the most energy-efficient supercomputers in the world. We raise awareness about power consumption, promote alternative total cost of ownership performance metrics, and ensure that supercomputers only simulate climate change and not create it.

[learn more >](#)

### The Green500 List

Below are two sets of lists ranking the world's Green500 computer systems that are actively reducing the environmental impact of high-performance Green500 has been officially launched!

**GREEN500**  
THE MOST POWERFUL SUPERCOMPUTERS RUNNING THE LINPAK BENCHMARK RANKED BY ENERGY EFFICIENCY.

Open for  
Nov 2010 Submissions!

**SUBMIT YOUR COMPUTER** HAVE YOUR OWN GREEN SUPERCOMPUTER THAT SHOULD BE ON OUR RANKINGS?



### Recent Green500 News

[Run Rules and Submission Portal Opening for the November 2010 Green500 List](#)  
Oct 19, 2010  
Run Rules and Submission Portal Opening

[The Green500 List](#)  
Jun 30, 2010  
Accelerators Raising the Fuel Efficiency of Supercomputers

[Green HPC Podcast Episode 1](#)  
May 04, 2010  
Sifting Through The Hype

[Home](#) | [About](#) | [Green Lists](#) | [News](#) | [Resources](#) | [FAQ](#) | [Contact](#)  
© 2008-2010 The Green500 | Site Design by [leftweye designs, LLC](#)

# Green 500

Green500 Rank	MFLOPS/W	Site*	Computer*	Total Power (kW)
1	773.38	Forschungszentrum Juelich (FZJ)	QPACE SFB TR Cluster, PowerXCell 8i, 3.2 GHz, 3D-Torus	57.54
1	773.38	Universitaet Regensburg	QPACE SFB TR Cluster, PowerXCell 8i, 3.2 GHz, 3D-Torus	57.54
1	773.38	Universitaet Wuppertal	QPACE SFB TR Cluster, PowerXCell 8i, 3.2 GHz, 3D-Torus	57.54
4	492.64	National Supercomputing Centre in Shenzhen (NSCS)	Dawning Nebulae, TC3600 blade CB60-G2 cluster, Intel Xeon 5650/ nVidia C2050, Infiniband	2580
5	458.33	DOE/NNSA/LANL	BladeCenter QS22/LS21 Cluster, PowerXCell 8i 3.2 Ghz / Opteron DC 1.8 GHz, Infiniband	276
5	458.33	IBM Poughkeepsie Benchmarking Center	BladeCenter QS22/LS21 Cluster, PowerXCell 8i 3.2 Ghz / Opteron DC 1.8 GHz, Infiniband	138
7	444.25	DOE/NNSA/LANL	BladeCenter QS22/LS21 Cluster, PowerXCell 8i 3.2 Ghz / Opteron DC 1.8 GHz, Voltaire Infiniband	2345.5
8	431.88	Institute of Process Engineering, Chinese Academy of Sciences	Mole-8.5 Cluster Xeon L5520 2.26 Ghz, nVidia Tesla, Infiniband	480
9	418.47	Mississippi State University	iDataPlex, Xeon X56xx 6C 2.8 GHz, Infiniband	72
10	397.56	Banking (M)	iDataPlex, Xeon X56xx 6C 2.66 GHz, Infiniband	72


\* Performance data obtained from publicly available sources including [TOP500](#)

csvprof\_trace.cst

Host Trace



- Captured Metrics
  - MB/s
  - Degrees
    - (6261) FPGA BOARD TEMP [0]
    - (6261) FPGA CORE TEMP [0]
    - (6261) MTA0 BOARD TEMP [0]
    - (6261) MTA0 CORE TEMP [0]
    - (6261) MTA1 BOARD TEMP [0]
    - (6261) MTA1 CORE TEMP [0]



Timeline



temperature = 58 c Degrees = 58

temperature = 75 c Degrees = 75

# Important takeaways

- Energy efficiency is becoming ***the*** first order consideration driving performance
- Heterogeneous computing is here to stay
- Even single chips will contain **thousands of cores**
- Hierarchies will become **deeper**
  - Processing, interconnect, memory, software
- **Parallelism is now increasing exponentially** and will continue to do so
- **Software developers will have to start optimising their code for energy efficiency...**