



Open 2.0: Unlocking the power of your heterogeneous platform

Tim Mattson Intel Labs

© Copyright Khronos Group 2013 - Page 1

Industry Standards for Programming Heterogeneous Platforms



OpenCL – Open Computing Language

Open, royalty-free standard for portable, parallel programming of heterogeneous combinations of CPUs, GPUs, and other processors

OpenCL as Parallel Compute Foundation



Announcing at SC13

OpenCL 2.0 released!

OpenCL 2.0



Significant enhancements to memory and execution models to expose emerging hardware capabilities and provide increased flexibility, functionality and performance to developers

SPIR 1.2 ... to be released soon!

SPIR (Standard Parallel Intermediate Representation) Exploring LLVM-based, low-level Intermediate Representation for IP Protection and as target back-end for alternative highlevel languages

Announcing at SC13



OpenCL 2.0 released!

OpenCL 2.0

Significant enhancements to memory and execution models to expose emerging hardware capabilities and provide increased flexibility, functionality and performance to developers

SPIR 1.2 released!

SPIR (Standard Parallel Intermediate Representation) Exploring LLVM-based, low-level Intermediate Representation for IP Protection and as target back-end for alternative highlevel languages

Goals

- Ease of Use
- Performance Improvements
- Enable New Programming Patterns
- Well-defined Execution & Memory Model
- Improve OpenCL / OpenGL sharing



OpenCL 1.X memory Regions

- Global Mem_objs allocated on host and explicitly moved between regions.
- Consistency at
 explicit sync points
- Mem_objs as contiguous blocks ... pointer based data structures between host/device not supported.

Host



OpenCL Memory Regions

OpenCL 2.0: coarse grained SVM

- Memory consistency at synchronization points
- Host needs to use sync API to update data
 - clEnqueueSVMMap
 - clEnqueueSVMUnmap
- Memory consistency at granularity of a buffer
- Allows sharing of pointers between host and OpenCL device
- A required feature in OpenCL 2.0



Host

OpenCL 2.0: fine grained/System SVM

OpenCL Memory Regions + system SVM

- Host and device can • update data in buffer concurrently
- Memory • consistency using C11 atomics and synchronization operations
- An optional feature • in OpenCL 2.0





Nested Parallelism

Consider an algorithm as a task graph where the task structure is determined at runtime based on the input data.



With OpenCL 1.X only the host can submit kernels for execution.

So after each task ends, it must copy data back to the host so the host knows which kernels to submit in the next phase.

This requires extra code (the red dotted lines) and overhead resulting in $T_{1.x} >> T_{Id}$





Nested Parallelism

• Use clang Blocks to describe kernel to queue

ndrange 1D(...),

my block A);

Generic Address Space

- OpenCL 2.0 no longer requires an address space qualifier for arguments to a function that are a pointer to a type
 - Except for kernel functions
- Generic address space assumed if no address space is specified
- Makes it really easy to write functions without having to worry about which address space arguments point to

```
void
my_func (int *ptr, ...)
{
    ...
    foo(ptr, ...);
    ...
}
```

```
kernel void
foo(global int *g_ptr,
    local int *l_ptr, ...)
{
    ...
    my_func(g_ptr, ...);
    my_func(l_ptr, ...);
```



Other OpenCL 2.0 Features

- What made it in
 - Memory model based on C'11 ... includes atomics, and memory orders
 - Pipe memory objects to support pipeline algorithms.
 - Flexible work-group sizes
 - Expanded set of work-group functions (collective operations across work-items in a single work-group).
 - broadcast, reduction, vote (any & all), prefix sum
 - ... and much more
- But we still lack ...
 - Support for a C++ kernel programming language.
 - Ability to write a wide range of algorithms that require concurrency guarantees (e.g. try writing a spin lock in OpenCL).

Announcing at SC13

OpenCL 2.0 released!



OpenCL 2.0 Significant enhancements to memory and execution models to expose emerging hardware capabilities and provide increased flexibility, functionality and performance to developers

SPIR 1.2 ... to be released soon!

SPIR (Standard Parallel Intermediate Representation) Exploring LLVM-based, low-level Intermediate Representation for IP Protection and as target back-end for alternative highlevel languages



SPIR Market Goals

Standard Portable Intermediate Representation

Enhance ISV experience

- Avoid IP exposure: Don't ship source
- Manage device/driver/vendor proliferation
- Avoid market lag
- Support 3rd party compilers
 - Just need new front end
 - Long term: C++, domain specific, ...
- User choice
 - Retarget a shipped application to new devices, new vendors

Opportunity to unleash industry innovation: Domain Specific Languages, C++ Compilers



Non-SPIR Source Compilation Flow



- Supports only OpenCL C
- ISV ships their kernel source
 - Exposes IP



SPIR Binary compilation flow



ISV ships vendor-specific binary

0: 2'

I

 \mathbf{M}

- Proliferation: devices, driver revisions, vendors
- Market-lagging: target shipped products



Customer runs application on platform of their choice

K H R

Sample SPIR Consumption Flow

I

 \leq



Sample SPIR flow: Room for optimizations

 \mathbf{M}



OpenCL SPIR Status

- OpenCL 1.2 Extension standardizes an API for reading SPIR files

 cl_khr_spir
- Final specification ... to be released soon!
 - Supports newer OpenCL 1.2 features
 - MSAA, Depth, depth stencil images
- Pushing patches into open source Clang to GENERATE SPIR...
 - Clang 3.2 trunk will be able to generate SPIR
 - 32-bit separate from 64-bit, Little endian only
 - Many low level changes: e.g. encode kernel arg info
- Using LLVM 3.2 to CONSUME SPIR

6

T

- Generate optimized LLVM IR
- Convert to target IR and JIT to executable

Summary

- OpenCL is evolving rapidly to match HW innovation in heterogeneous platforms.
- We are announcing at SC13:
 - OpenCL 2.0
 - SPIR (Standard Portable Intermediate Representation).
- You can learn more at our web site:

www.khronos.org/opencl/

Visit us on the SC13 exhibit floor



Booths 126, 2713

ALL PROGRAMMABLE. at Alpha Data Booth 4237









Booth 4137



ฯวว∠



Booth 2718





