

// Inmos Limited; Confidential

// All the declarations for s42rev.vbc
WITH

FIELD Microword[13:10,8] // X bus source select

XfromA = #B000001
XfromC = #B000010
XfromW = #B001000
XfromPW = #B010000
XfromI = #B100000 ;

FIELD Microword[16,14,9] // Y bus source select

YfromB = #B0001
YfromOPD = #B010
YfromMinus15 = #B100 ;

FIELD Microword[48] // X and Y bus connection

XmergeY = #B1 ;

SET

XfromY = XmergeY
YfromX = XmergeY ;

FIELD Microword[28:26] // Carryin multiplexor

NotCarryfrom1 = #B000
NotCarryfromNotAslave15 = #B001
NotCarryfromCslave0 = #B010
NotCarryfromNotCslave0 = #B011
NotCarryfrom0 = #B100 ;

SET

NoCarry = NotCarryfrom1
NoBorrow = NotCarryfrom0
Carry = NotCarryfrom0
Borrow = NotCarryfrom1
CarryfromAslave15 = NotCarryfromNotAslave15
CarryfromCslave0 = NotCarryfromNotCslave0
CarryfromNotCslave0 = NotCarryfromCslave0 ;

FIELD Microword[60:55] // Alu operations

ZfromXplusY = #B100101 // X + Y + Carry
ZfromXminusY = #B110101 // X - Y - Borrow
ZfromYminusX = #B101010 // Y - X - Borrow
ZfromOnes = #B011111 // -1
ZfromNotCarry = #B100000 // 0 - Carry
ZfromZero = #B000000 // 0
ZfromX = #B000011 // X
ZfromY = #B001001 // Y
ZfromXxorY = #B001010 // X >< Y
ZfromXxnorY = #B000101 // ~(X >< Y)
ZfromXorY = #B001011 // X \ / Y
ZfromXandY = #B000001 // X /\ Y
ZfromNotX = #B001100 // ~X
ZfromNotY = #B000110 // ~Y
ZfromMinusY = #B110110 // (-Y) - Borrow
ZfromYminus = #B101001 // Y - Borrow
ZfromYplus = #B100110 // Y + Carry ;

FIELD Microword[6:0] // Z bus destination select

AfromZ = #B00000001
BfromZ = #B00000010
CfromZ = #B00000100
WfromZ = #B00001000


```

PWfromZ = #B00100000
IfromZ = #B01000000
OPDfromZ = #B10000000 ;

FIELD Microword[49:44] // OPD register control
  OPDNot0 = #B01
  IncOPD = #B10 ;

FIELD Microword[53:51,43:41] // Shifting control
  AShiftin0from1 = #B0000001
  CShiftin15fromCarryout = #B0000010
  CShiftin15fromArithLogic = #B0000100
  ShiftLeftCA = #B0010000
  ShiftRightC = #B0100000
  ShiftRightA = #B1000000 ;

SET
  AShiftin0from0 = #B0000000
  CShiftin15from0 = #B0000000 ;

FIELD Microword[18:17] // A/B stack control
  AfromB = #B01
  BfromA = #B10 ;

FIELD Microword[25:21] // A/B setting multiplexor
  AsetfromZeq0 = #B000001
  AsetfromGreaterThan = #B01101
  BsetfromZNoteq0 = #B001110
  BsetfromOverflow = #B010110
  Bsetfrom1 = #B100110
  BsetfromQuotSign = #B101110
  Bsetfrom0 = #B110110 ;

FIELD Microword[47:46] // C setting from Carryout
  CsetfromNotCarryout = #B10
  CsetfromCarryout = #B11 ;

FIELD Microword[31:29] // destination phase disable
  Disablefrom0 = #B000
  DisablefromZlt256 = #B001
  DisablefromNotDivdSign = #B010
  DisablefromNotQuotSign = #B011
  DisablefromNotBslave15 = #B100
  DisablefromNotCslave15 = #B101 ;

FIELD Microword[40:38] // sign control for DIV
  SignDivdfromC15 = #B001
  SignQuotfromZ15 = #B010
  DoingDiv = #B100 ;

FIELD Microword[34:32] // condition select for MIR[1]
  Cond1fromROMFeedback1 = #B000
  Cond1fromAslave0 = #B001
  Cond1fromCarryout = #B010
  Cond1fromMulStep1 = #B011
  Cond1from1 = #B100
  Cond1fromDivStep0 = #B101
  Cond1fromDivStep1 = #B110
  Cond1fromAslave1 = #B111 ;

FIELD Microword[37:35] // condition select for MIR[0]
  Cond0fromROMFeedback0 = #B000
  Cond0fromDoingDiv = #B001
  Cond0fromZeq0 = #B010

```

```
Cond0fromMulStep0 = #B011
Cond0fromOPDeq0 = #B100 ;
```

```
FIELD Microword[67:61] // loads into MIR
```

```
ROMFeedback[0] = #B0000001
ROMFeedback[1] = #B0000010
ROMFeedback[2] = #B0000100
ROMFeedback[3] = #B0001000
ROMFeedback[4] = #B0010000
ROMFeedback[5] = #B0100000
ROMFeedback[6] = #B1000000 ;
```

```
FIELD Microword[54,50,45,20:19,15,7] // Interface Control Requests
```

```
MADDRfromZ = #B0000001
DATAInfromZ = #B0000010
Write = #B0000100
Byte = #B0001000
ForceFetch = #B0010000
Next = #B0100000
RunningfromZNoteq0 = #B1000000 ;
```

```
SET
Read = 0 ;
```


// Inmos Limited; Confidential

// a typical piece of violence from the mind of VBCman :-
// howl, gneek, fring, splunshuleecreak
// REVISION TO VBC LEVEL 7, PATCH CODE 42.69

USE "[miles.simple.doc]s42with.vbc"

DO

LDW: // B:=A; A:=(W!OPD)
XfromW YfromOPD NoCarry
ZfromXplusY
AtoB
MADDRfromZ Read
LDWread ;

LDWread:
XfromDATAIN NoCarry
ZfromX
AfromZ
Next ;

STW: // W!OPD:=A; A:=B
XfromW YfromOPD NoCarry
ZfromXplusY
MADDRfromZ Write
STWwrite ;

STWwrite:
XfromA
AfromB
Next ;

LDPW: // B:=A; A:=W+OPD
XfromW YfromOPD NoCarry
ZfromXplusY
AfromZ
BfromA
Next ;

// B:=A; A:=W!OPD; W!OPD:=A+1
// Actually
// B := A
// MADDR := W+OPD
// Then the rest is as LDTI
LDWI:
XfromW YfromOPD NoCarry
ZfromXplusY
MADDRfromZ Read
BfromA
LDTIread ;

LDT: // A:=A!OPD

XfromA	YfromOPD	NoCarry
ZfromXplusY		
MADDRfromZ	Read	
LDWread ;		

// A!OPD:=B

STT:	XfromA	YfromOPD	NoCarry
	ZfromXplusY		
	MADDRfromZ	Write	
	STTwrite ;		

STTwrite:	XfromY	YfromB
	Next ;	

// A:=A+OPD

LDPT:	XfromA	YfromOPD	NoCarry
	ZfromXplusY		
	AfromZ		
	Next ;		

// MADDR:=A+OPD; A:=A!OPD; !MADDR:=!MADDR+1

LDTI:	XfromA	YfromOPD	NoCarry
	ZfromXplusY		
	MADDRfromZ	Read	
	LDTIread ;		

// incremented A!OPD stored and saved in A

LDTIread:	XfromDATAIN	YfromX	Carry
	ZfromPlusY		
	AfromZ	Write	
	LDTIwrite ;		

// now decrement A

LDTIwrite:	XfromA	YfromX	Borrow
	ZfromMinusY		
	AfromZ		
	Next ;		

// I:=I+OPD

J:	XfromI	YfromOPD	NoCarry
	ZfromXplusY		
	IfromZ	Read	ForceFetch
	UMULend ;		

// IF A\=0 THEN I:=I+OPD ; A:=B

JNZ:	XfromA	NoCarry
	ZfromX	
	AfromB	
	Cond0fromZeq0 (JNZend, JNZdojump) ;	


```

JNZdojump:      XfromI      YfromOPD      NoCarry
                ZfromXplusY
                IfromZ      Read          ForceFetch
                JNZend ;

```

```

JNZend:      Next ;

```

```

LDL:      // B:=A;A:=OPD
                YfromOPD      NoCarry
                ZfromY
                AfromZ
                BfromA
                Next ;

```

```

LDPI:      // B:=A; A:=I+OPD
                XfromI      YfromOPD      NoCarry
                ZfromXplusY
                AfromZ
                BfromA
                Next ;

```

```

// OPD := OPD<<4
// NOTE OPDNot0 also loads OPD[15:4] from Z[11:0]
PFIx:      YfromOPD      NoCarry
                ZfromY
                OPDNot0
                Next ;

```

```

// OPD := (NOT OPD)<<4
// NOTE OPDNot0 also loads OPD[15:4] from Z[11:0]
// 'NOT' allows one more negative number per nibble
// since -0 = 0 but NOT 0 = -1.
NFIx:      YfromOPD      NoCarry
                ZfromNotY
                OPDNot0
                Next ;

```

```

// _____ opr1 operations _____ \

```

```

// LET t = A!0
//
// TEST t = 0
// THEN
//   A ! 0 := W
//   GOTO WAIT
// ELSE

```

```

// A ! 0 := 0
// A := t
// GOTO RUN
SYNC:      XfromA          NoCarry
           ZfromX
           MADDRfromZ      Read
           SYNCread ;

SYNCread:  XfromDATAIN     NoCarry
           ZfromX
           Write
           Cond0fromZeq0 (SYNCwritew, SYNCwriteopd) ;

SYNCwritew:
           XfromW
           WAIT ;

// assumes that OPD holds 0 (operand nibble of instruction)
SYNCwriteopd:
           XfromY          YfromOPD      NoCarry
           SYNCsavet ;

SYNCsavet:
           XfromDATAIN     NoCarry
           ZfromX
           AfromZ
           RUN ;

// IF A = 0
// THEN A:= #XFFFF
// ELSE A:= #X0000
EQZ:      XfromA          NoCarry
           ZfromX
           AsetfromZeq0
           Next ;

// A,C := B>A(signed), B>A(unsigned)
// IF B > A
// THEN A:= #XFFFF
// ELSE A:= #X0000
// A - B < 0 if B > A; (all unsigned) therefore a borrow is generated
// for signed A>B the alu greater.than output is used
GT:      XfromA          YfromB          NoBorrow
           ZfromXminusY
           AsetfromGreaterThan
           CsetfromNotCarryout
           Next ;

AND:      // A := B /\ A
           XfromA          YfromB          NoCarry
           ZfromXandY
           AfromZ
           Next ;

```



```

OR:      // A := B \ / A
        XfromA      YfromB      NoCarry
        ZfromXorY
        AfromZ
        Next ;

XOR:     // A:= A >< B
        XfromA      YfromB      NoCarry
        ZfromXxorY
        AfromZ
        Next ;

CLC:     // C := 0
        ZfromZero
        AfromZ
        Next ;

LDAC:    // B:=A; A:=C
        XfromC
        ZfromX
        AfromZ
        BfromA
        Next ;

STAC:    // C:=A; A:=B
        XfromA
        ZfromX
        CfromZ
        AfromB
        Next ;

ADD:     // A:=(A+B)[15:0]
        XfromA      YfromB      NoCarry
        ZfromXplusY
        AfromZ
        Next ;

        // A := B + A + C[0]
        // B := overflow
        // C := carry
ADDC:    XfromA      YfromB      CarryfromCslave0
        ZfromXplusY
        AfromZ
        BsetfromOverflow
        CsetfromCarryout
        Next ;

        // A := B-A

```



```

SUB:      XfromA      YfromB      NoBorrow
          ZfromYminusX
          AfromZ
          Next ;

// A := B - A - C[0]
// B := overflow
// C := borrow

SUBC:     XfromA      YfromB      CarryfromNotCslave0
          ZfromYminusX
          AfromZ
          BsetfromOverflow
          CsetfromNotCarryout
          Next ;

```

```

// C.A := B * A (signed)
// B := overflow
//
// LET extended.bit = 0
// LET multiplier.bit = A[0]
// multiplier = A; multiplicand = B; accumulator = C
//
// FOR i = 1 TO 16 DO
// $(
// SWITCHON (multiplier.bit).(extended.bit) INTO
// $(
// CASE 00 : no change to accumulator
// ENDCASE
// CASE 01 : accumulator := accumulator + multiplicand
// ENDCASE
// CASE 10 : accumulator := accumulator - multiplicand
// ENDCASE
// CASE 11 : no change to accumulator
// ENDCASE
// $)
// (add) / NOT (subtract) = NOT (multiplier.bit) / multiplier.bit
// write.result = multiplier.bit (+) extended.bit
// only write result of C +/- B to C if xor true
//
// multiplier.bit := A[1]
// extended.bit := A[0]
//
// alu[15:0] := C[15:0]
// A[14:0] := A[15:1]
// A[15] := alu[0] (i.e. C[0])
// C[14:0] := alu[15:1]
// C[15] := overflow -> 0, alu[15]
// Overflow occurs on 0 - 2*(most neg),
// and NOT alu[16]=0 for this case; only possible
// in the first iteration.
// If overflow occurs, then do a logical
// SR (C[15] := 0). If no overflow, then do an
// arithmetical SR (C[15] := alu[15]).
// So we set the bit which is shifted into C[15]
// (actually in the alu so alu[15]) /\ NOT overflow
// $)
//
// Use TLNG to check whether the contents of C are only
// a sign extension of A; if not, B := -1, meaning that

```

```

// the product is a double length number (overflows
// single length).
//
// B := NOT (( C + A[15] ) = 0 ) // testlong
//
// Control logic:
// The following signals are input to the Multiply
// step control logic which produces MIR[1] and
// MIR[0] from them.
// A[1] // These are BEFORE the shift right i.e. from
// A[0] // the master half of A in the source phase
// OPD=0
//
// The codes generated by the multiply step control are:
//
//      A[0]
// OPD~=0 | 0 | 1      OPD = 0 i.e. Force 00 in all cases.
// -----
// A[1] 0 | 01 | 10      00 00
//      1 | 11 | 01      00 00
//
// That is
//      A[0]
//      1 0 1
// -----
// A[1] 0 | . | +
//      1 | - | .
//
// The first cycle of all is special, as there is no
// shift right possible and the only two cases are
// 1) do nothing
// 2) subtract
// so we MUST ensure that the codes for do nothing and
// subtract differ in only one bit.

```

```

// clear C, as Carryout is set
MUL:      YfromMinus15   NoCarry
          ZfromY
          OPDfromZ
          CsetfromNotCarryout
          Cond1fromAslave0 (MULshiftsubtract, MULshift) ;

MULshiftadd:
          IncOPD
          ShiftRightA
          XfromC      YfromB      NoCarry
          ZfromXplusY
          ShiftRightC
          Cshiftin15fromArithLogic
          Cond1fromMulStep1      Cond0fromMulstep0
          (MULshiftsubtract, MULshiftadd, MULshift, MULend) ;

MULshiftsubtract:
          IncOPD
          ShiftRightA
          XfromC      YfromB      NoBorrow
          ZfromXminusY
          ShiftRightC
          Cshiftin15fromArithLogic
          Cond1fromMulStep1      Cond0fromMulstep0
          (MULshiftsubtract, MULshiftadd, MULshift, MULend) ;

```



```

MULshift:
    IncOPD
    ShiftRightA
    XfromC                NoCarry
    ZfromX
    ShiftRightC
    Cshiftin15fromArithLogic
    Cond1fromMulStep1      Cond0fromMulstep0
    (MULshiftsubtract, MULshiftadd, MULshift, MULend) ;

```

```

MULend:
    // this is a copy of tlng, checking to find if C is
    // a sign extension of A
    XfromC      YfromX      CarryfromAslave15
    ZfromPlusY
    BsetfromZNoteq0
    Next ;

    // C.A := B * A + C (unsigned)
    // B := B //must preserve it
    // LET multiplier.bit = A[0]
    //
    // FOR i = 1 TO 16 DO
    // $ {
    //
    // SWITCHON (multiplier.bit) INTO
    // $ {
    // CASE 0 : no change to accumulator
    // ENDCASE
    // CASE 1 : accumulator := accumulator + multiplicand
    // ENDCASE
    // $ }
    //
    // A[14:0] := A[15:1]
    // A[15] := alu[0]
    // C[14:0] := alu[15:1]
    // C[15] := carry.out
    // carry.out is the 17th bit of the
    // unsigned addition, which is shifted
    // right into C.A
    //
    // multiplier.bit:= A[0] // AFTER shift right
    // $ )
    //

```

```

UMUL:
    YfromMinus15 NoCarry
    ZfromY
    OPDfromZ
    Cond1fromAslave0 (UMULshiftadd, UMULshift) ;

```

```

UMULshiftadd:
    IncOPD
    ShiftRightA
    XfromC      YfromB      NoCarry
    ZfromXplusY
    ShiftRightC
    Cshiftin15fromCarryout
    Cond1fromAslave1      Cond0fromOPDeq0
    (UMULend1, UMULshiftadd, UMULend, UMULshift) ;

```

```

UMULshift:
    IncOPD

```

```

ShiftRightA
XfromC
ZfromX
ShiftRightC
Cshiftin15from0
Condi fromAslavel
Cond0 fromOPDeq0
(UMULend1, UMULshiftadd, UMULend, UMULshift) ;

```

NoCarry

```

UMULend:
    Next ;

```

```

UMULend1:
    Next ;

```

```

// A := {C.A}/B
// B := overflow({C.A}/B)
// C := {C.A} rem B
// done by non-restoring divide on unsigned
// numbers to share microcode
//
// definition: dividend = quotient * divisor + remainder
// remainder has sign of divisor, unless it can be reduced to 0
//
// 1. remove the signs of dividend and divisor and store them
//
// 2. enter UDIV code and check for overflow or divide by 0
//
// 3. perform iteration to obtain partial remainder 16 times
//
// 4. end correct result in case of -ve partial remainder
//
// 5. exit if UDIV, or restore signs to quotient and remainder :
//
//      dividend      divisor      quotient      remainder
//      +             +             +             +
//      +             -             -             +
//      -             +             -             -
//      -             -             +             -
//
// 1.
//      sign.dividend := C[15]
//      IF sign.dividend = 1
//      THEN
//      $(
//          A           := 0 - A
//          carry.save := carry.out
//
//          carry.in    := NOT (carry.save)
//          C           := 0 - C
//      $)
//      sign.divisor := B[15]
//      IF sign.divisor = 1
//      THEN
//      $(
//          B := 0 - B
//      $)
//      signed.division := 1
//
// 2.
//      UNLESS C < B
//      DO
//      $(

```



```

//      B := -1      /overflow true, break
//      $)
//      x := 0
//
// 3.
//      FOR i = 1 TO 16 DO
//      $ (
//          bit := NOT (x)
//          x.C.A := C.A << 1
//          A[0] := bit
//
//          TEST bit = 1
//          THEN
//              x.C := x.C - B      /this x is C[15] before shift left!
//          ELSE
//              x.C := x.C + B      /this x is C[15] before shift left!
//      $)
//
// 4.
//      TEST x.C < 0
//      THEN
//      $ (
//          C := C + B
//          A := A << 1 + 0
//      $)
//      ELSE
//      $ (
//          A := A << 1 + 1
//      $)
//
// 5.
//      IF signed.divide = FALSE
//      THEN
//      $ (
//          B := 0      / no overflow
//          RETURN
//      $)
//
//      IF sign.dividend = 1
//      THEN
//      $ (
//          C := 0 - C
//      $)
//      IF sign.dividend \= sign.divisor
//      THEN
//      $ (
//          A := 0 - A
//          IF A = 0
//          THEN
//          $ (
//              B := 0      / no overflow
//              RETURN
//          $)
//      $)
//
//      Check A has right sign, unless quotient = 0
//
//      IF sign.dividend \= sign.divisor \= A[15] /\
//      A \= 0
//      THEN
//      $ (
//          B := -1      / overflow true
//      $)

```

```

// $)
//
DIV:      XfromC      YfromB      NoCarry
          ZfromXxorY
          SignDivdfromC15
          SignQuotfromZ15
          DoingDiv
          DIVunsignA ;

DIVunsignA:
          XfromA      YfromX      NoBorrow
          ZfromMinusY
          AfromZ      DisablefromNotCslave15
          CondlfromCarryout (DIVunsignC1, DIVunsignC2) ;

DIVunsignC1:
          XfromC      YfromX      Carry
          ZfromMinusY
          CfromZ      DisablefromNotCslave15
          DIVunsignB ;

DIVunsignC2:
          XfromC      YfromX      NoCarry
          ZfromMinusY
          CfromZ      DisablefromNotCslave15
          DIVunsignB ;

DIVunsignB:
          BfromZ      YfromB      NoBorrow
          UDIV ;      DisablefromNotBslave15

```

// _____ opr2 operations _____ //

```

// A := {C.A}/B      (unsigned)
// B := overflow ({C.A}/B)
// C := {C.A} rem B   (unsigned)
//
// test divide overflow; overflow if C - B >= 0
UDIV:      XfromC      YfromB      NoBorrow
          ZfromXminusY
          CondlfromCarryout (UDIVoverflow, UDIVinitloop) ;

UDIVoverflow:
          Bsetfrom1
          Next ;

UDIVinitloop:
          YfromMinus15      NoCarry
          ZfromY
          OPDfromZ
          UDIVloopsub ;

UDIVloopsub:
          IncOPD
          Ashiftin0from1

```



```

ShiftLeftCA      YfromB      NoBorrow
ZfromXminusY
CfromZ
CondlfromDivStep1      Cond0fromOPDeq0
  (UDIVlastbit1, UDIVloopsub, UDIVlastbit0, UDIVloopadd) ;

```

```

UDIVloopadd:
  IncOPD
  Ashiftin0from0
  ShiftLeftCA      YfromB      NoCarry
  ZfromXplusY
  CfromZ
  CondlfromDivStep0      Cond0fromOPDeq0
    (UDIVlastbit1, UDIVloopsub, UDIVlastbit0, UDIVloopadd) ;

```

```

UDIVlastbit0:
  Ashiftin0from0
  ShiftLeftCA
  UDIVlastbit0correction ;

```

```

UDIVlastbit1:
  Ashiftin0from1
  ShiftLeftCA
  BsetfromQuotSign
  Cond0fromDoingDiv (UDIVresignC, UDIVend) ;

```

```

UDIVlastbit0correction:
  XfromC      YfromB      NoCarry
  ZfromXplusY
  CfromZ
  BsetfromQuotSign
  Cond0fromDoingDiv (UDIVresignC, UDIVend) ;

```

```

UDIVend:
  Bsetfrom0
  Next ;

```

```

DIVresignC:
  XfromC      YfromX      NoBorrow
  ZfromMinusY
  CfromZ      DisablefromNotDivdSign
  DIVresignA ;

```

```

// Set the divide overflow register B unless the quotient
// is zero, to trap this exceptional case.

```

```

DIVresignA:
  XfromA      YfromX      NoBorrow
  ZfromMinusY
  AfromZ
  SetBfromNotZeq0      DisablefromNotQuotSign
  DIVend ;

```

```

// Check that B is a sign extension of the corrected quotient;
// If B is a sign extension, there is no overflow, so B := 0.
// If B is not a sign extension, there is an overflow, so B := -1.
// Therefore use B := (B + A[15]) ~ = 0

```

```

DIVend:
      YfromB      CarryfromAslave15
  ZfromPlusY
  SetBfromNotZeq0
  Next ;

```

```

SEX:    // C := (A<0)
        CarryfromAslavel5
        ZfromNotCarry
        CfromZ
        SEXchangeC ;

SEXchangeC:
        XfromC
        ZfromNotX
        CfromZ
        Next ;

// B := NOT ((C=0 /\ A>=0) \/ (C=-1 /\ A<0))
// In fact
// B := (C + A[15]) \= 0
// In fact
// B := (~C - ~A[15]) \= 0
TLNG:   XfromC          YfromX          NoCarry
        ZfromPlusY
        BsetfromZNoteq0
        Next ;

// A := B%A
// shiftright A loads MADDR[-1] (the upperlower latch)
// with A[0]
LB:      ShiftRightA
        ZfromZero
        LBaddress ;

LBaddress:
        XfromA          YfromB          NoCarry
        ZfromXplusY
        MADDRfromZ      Read           Byte
        LDWread ;

// B%A := C
// shiftright A loads MADDR[-1] (the upperlower latch)
// with A[0]
SB:      ShiftRightA
        ZfromZero
        SBaddress ;

SBaddress:
        XfromA          YfromB          NoCarry
        ZfromXplusY
        MADDRfromZ      Write          Byte
        SBwrite ;

SBwrite:
        XfromC
        Next ;

SL:      // C.A := C.A << B

```


ZfromMinusY YfromB NoBorrow
 OPDfromZ
 SLloopinit ;

SLloopinit:
 IncOPD
 CondØfromOPDeqØ (SLend, SLloop) ;

SLloop:
 AshiftinØfromØ
 ShiftLeftCA NoCarry
 ZfromX
 IncOPD
 CondØfromOPDeqØ (SLend, SLloop) ;

SLend:
 Next ;

SR: // C.A := C.A >> B
 ZfromMinusY YfromB NoBorrow
 OPDfromZ
 SRloopinit ;

SRloopinit:
 IncOPD
 CondØfromOPDeqØ (SRend, SRloop) ;

SRloop:
 ShiftRightA NoCarry
 XfromC
 ZfromX
 ShiftRightC
 Cshiftin15fromØ
 IncOPD
 CondØfromOPDeqØ (SRend, SRloop) ;

SREnd:
 Next ;

JX: // I := I + A
 XfromA NoCarry
 ZfromX
 OPDfromZ
 JXforcefetch ;

JXforcefetch:
 XfromI YfromOPD NoCarry
 ZfromXplusY
 IfromZ Read ForceFetch
 UMULend ;

// W ! iptr := I
 // W := W ! link
 // PW! link := W
 // I := W ! iptr

```

// iptr = 1 ; link = 0
WAIT:      XfromW      YfromX      Carry
          ZfromPlusY
          MADDRfromZ    Write
          WAITiptrwrite ;

WAITiptrwrite:
          XfromI
          WAITwlink ;

WAITwlink:
          XfromW      NoCarry
          ZfromX
          MADDRfromZ    Read
          WAITwlinkread ;

WAITwlinkread:
          XfromDATAIN      NoCarry
          ZfromX
          WfromZ
          WAITpwlink ;

WAITpwlink:
          XfromPW      NoCarry
          ZfromX
          MADDRfromZ    Write
          WAITpwlinkwrite ;

WAITpwlinkwrite:
          XfromW
          WAITwiptr ;

WAITwiptr:
          XfromW      YfromX      Carry
          ZfromPlusY
          MADDRfromZ    Read
          WAITforcefetch ;

WAITforcefetch:
          XfromDATAIN      NoCarry
          ZfromX
          IfromZ      Read      ForceFetch
          UMULend ;

// PW ! link := A
// PW      := A
// A ! link := W
// iptr = 1 ; link = 0
RUN:      XfromPW      NoCarry
          ZfromX
          MADDRfromZ    Write
          RUNpwlinkwrite ;

RUNpwlinkwrite:
          XfromA      NoCarry
          ZfromX
          PWfromZ
          RUNwlink ;

RUNwlink:

```



```

XfromA      will now be swapped:  NoCarry
ZfromX
MADDRfromZ  Write OPD  NoCarry
RUNwlinkwrite ;

RUNwlinkwrite:
XfromW
Next ;

// W ! iptr := I
// PW := W Write
// W := W ! link
// I := W ! iptr
// iptr = 1 ; link = 0
PSE:  NoCarry

XfromW      NoCarry
ZfromX
PWfromZ     Write
PSEwiptr ;

PSEwiptr:  XfromI      YfromB      NoCarry
           XfromW      YfromX      Carry
           ZfromPlusY
           MADDRfromZ  Write
           PSEwiptrwrite ;

PSEwiptrwrite:
XfromI
PSEwlink ;

PSEwlink:  CALLforcefetch ;
           XfromW      NoCarry
           ZfromX
           MADDRfromZ  Read OPD  NoCarry
           PSEwlinkread ;

PSEwlinkread:
XfromDATAIN      NoCarry
ZfromX
WfromZ
WAITwiptr ;

// W ! iptr := I YfromX      Carry
// PW! link := A
// A ! link := W!link
// W,A := A,W
// I := B
// iptr = 1 ; link = 0
CALL:  NoCarry

XfromW      NoCarry
ZfromX
OPDfromZ
MADDRfromZ  Read
CALLwlinkread ;

CALLwlinkread:
XfromA      NoCarry
ZfromX
WfromZ
CALLwiptr ;

```

```

// A and W will now be swapped; and OPD set to W+iptr
CALLwiptr:
    YfromOPD
    NoCarry
    ZfromY
    AfromZ
    IncOPD
    CALLpwlink ;

CALLpwlink:
    XfromPW
    ZfromX
    MADDRfromZ    Write
    CALLpwlinkwrite ;
    NoCarry

CALLpwlinkwrite:
    XfromW
    ZfromY
    MADDRfromZ    Write
    CALLwiptrwrite ;
    YfromOPD
    NoCarry

CALLwiptrwrite:
    XfromI
    ZfromY
    IfromZ
    OPDfromZ
    CALLwlink ;
    YfromB
    NoCarry

CALLwlink:
    XfromW
    ZfromX
    MADDRfromZ    Write
    CALLforcefetch ;
    NoCarry

CALLforcefetch:
    XfromDATAIN
    ZfromY
    Read
    UMULend ;
    YfromOPD
    ForceFetch
    NoCarry

// B := A ! iptr
// goto CALL
RET:
    XfromA
    ZfromPlusY
    MADDRfromZ    Read
    RETreadiptr ;
    YfromX
    Carry

RETreadiptr:
    XfromDATAIN
    ZfromX
    BfromZ
    CALL ;
    NoCarry

REV:
    BfromA
    AfromB
    Next ;

// running := (A \= 0)

```



```

// W := A
// PW, A := A, PW
// I := B
SWITCH:
  XfromPW
  ZfromX
  OPDfromZ
  SWITCHrun ;
  NoCarry

SWITCHrun:
  XfromA
  ZfromX
  WfromZ
  PWfromZ
  RunningfromZNoteq0
  SWITCHafrompw ;
  NoCarry

SWITCHafrompw:
  YfromOPD
  ZfromY
  AfromZ
  SWITCHforcefetch ;
  NoCarry

SWITCHforcefetch:
  YfromX
  ZfromY
  IfromZ
  Read
  UMULend ;
  ForceFetch
  NoCarry

```

```

// DO C TIMES
// $(
//   !A := !B
//   UNLESS iochan(A) DO A := A+1
//   UNLESS iochan(B) DO B := B+1
// $(
// Actually we have the following
//
// B := B-1
// OPD := A
// $(
//   maddr := B+1
//   READ
//   UNLESS iochan(B)
//     B := B+1
//
//   C := C-1
//   IF C=0 THEN BREAK
//
//   maddr := OPD
//   WRITE
//   mdata := datain
//
//   UNLESS iochan(OPD)
//     OPD := OPD+1
//
// $( REPEAT
//
// B := B+1
//
// If C = 0, still do one read !
//

```

```

MOVE:      XfromA          NoCarry
           ZfromX
           OPDfromZ
           MOVEbinit;

MOVEbinit:      YfromB          Borrow
               ZfromMinusY
               BfromZ
               MOVEloop ;

// Disabling the destination stops the
// incremented value from being saved.
// MADDR is loaded with incremented value,
// and READ requested by Interface Controller
// even if the destination is disabled.

MOVEloop:      XfromDATAIN      YfromB          Carry
               ZfromXplusY
               BfromZ          DisablefromZ1t256
               MADDRfromZ
               Read
               MOVEdeccount ;

MOVEdeccount:      XfromC          YfromX          Borrow
                  ZfromMinusY
                  CfromZ
                  CondlfromCarryout (MOVEincopd, MOVEend) ;

// Disabling the destination stops the
// incremented value of OPD from being saved.
// MADDR is loaded with incremented value,
// and WRITE requested by Interface Controller
// even if the destination is disabled.

MOVEincopd:      YfromOPD          NoCarry
                 ZfromY
                 IncOPD          DisablefromZ1t256
                 MADDRfromZ
                 Write
                 MOVEloop ;

MOVEend:      YfromB          Carry
              ZfromPlusY
              BfromZ
              Next ;

// power-up and reset state
// ForceFetch clears MADDR by loading it from
// the Z bus, which is set to 0.

START:      NoCarry
            ZfromZero
            Read          ForceFetch
            UMULend ;

```